EXHIBIT B



(12) United States Patent **Bates**

(10) Patent No.:

US 8,407,273 B2

(45) Date of Patent:

*Mar. 26, 2013

(54) PROCESSING WITH COMPACT ARITHMETIC PROCESSING ELEMENT

Joseph Bates, Lexington, MA (US) (75) Inventor:

Assignee: Singular Computing LLC, Newton,

MA (US)

Subject to any disclaimer, the term of this Notice: (*)

patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

(21) Appl. No.: 13/399,884

(22) Filed: Feb. 17, 2012

Prior Publication Data (65)

> Jan. 31, 2013 US 2013/0031153 A1

Related U.S. Application Data

- (63) Continuation of application No. 12/816,201, filed on Jun. 15, 2010, now Pat. No. 8,150,902.
- Provisional application No. 61/218,691, filed on Jun. 19, 2009.
- (51) Int. Cl. (2006.01)G06F 7/38
- U.S. Cl. 708/524; 708/490; 712/221; 382/255 (52)
- Field of Classification Search None See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

5,226,166 A	7/1993	Ishida et al.
5,293,500 A	3/1994	Ishida et al.
5,809,320 A	9/1998	Jain et al.
5,867,683 A	2/1999	Witt et al.
5,887,160 A	3/1999	Lauritzen et al.
5,892,962 A	4/1999	Cloutier
2004/0054708 A1	3/2004	Happonen


Primary Examiner — Michael D Yaary

(74) Attorney, Agent, or Firm — Robert Plotkin, P.C.

ABSTRACT (57)

A processor or other device, such as a programmable and/or massively parallel processor or other device, includes processing elements designed to perform arithmetic operations (possibly but not necessarily including, for example, one or more of addition, multiplication, subtraction, and division) on numerical values of low precision but high dynamic range ("LPHDR arithmetic"). Such a processor or other device may, for example, be implemented on a single chip. Whether or not implemented on a single chip, the number of LPHDR arithmetic elements in the processor or other device in certain embodiments of the present invention significantly exceeds (e.g., by at least 20 more than three times) the number of arithmetic elements, if any, in the processor or other device which are designed to perform high dynamic range arithmetic of traditional precision (such as 32 bit or 64 bit floating point arithmetic).

70 Claims, 11 Drawing Sheets





US009218156B2

(12) United States Patent Bates

(10) Patent No.:

US 9,218,156 B2

(45) Date of Patent:

*Dec. 22, 2015

(54) PROCESSING WITH COMPACT ARITHMETIC PROCESSING ELEMENT

(71) Applicant: Singular Computing LLC, Newton, MA (US)

(72) Inventor: Joseph Bates, Newton, MA (US)

(73) Assignee: Singular Computing LLC, Newton,

MA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 158 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 13/849,606

(22) Filed: Mar. 25, 2013

(65) Prior Publication Data

US 2014/0095571 A1 Apr. 3, 2014

Related U.S. Application Data

- (63) Continuation of application No. 13/399,884, filed on Feb. 17, 2012, now Pat. No. 8,407,273, which is a continuation of application No. 12/816,201, filed on Jun. 15, 2010, now Pat. No. 8,150,902.
- (60) Provisional application No. 61/218,691, filed on Jun. 19, 2009.
- (51) Int. Cl.

 G06F 7/38 (2006.01)

 G06F 7/483 (2006.01)

 G06F 7/523 (2006.01)

 H03K 19/177 (2006.01)

(58) Field of Classification Search

None

See application file for complete search history.

(56) References Cited

FOREIGN PATENT DOCUMENTS

JP	H0314128	1/1991
JP	H06075986	3/1994
IP	2008158822	7/2008
ID	2012530966	12/2012

OTHER PUBLICATIONS


Naohito Nakasato, et al., "A Compiler for High Performance Adaptive Precision Computing," A paper of SACSIS (Symposium on Advanced Computing Systems and Infrastructures) 2008, Information Processing Society of Japan, Jun. 4, 2008, No. 5, pp. 149-156.

Primary Examiner — Michael D Yaary
(74) Attorney, Agent, or Firm — Robert Plotkin, P.C.; Robert Plotkin

(57) ABSTRACT

A processor or other device, such as a programmable and/or massively parallel processor or other device, includes processing elements designed to perform arithmetic operations (possibly but not necessarily including, for example, one or more of addition, multiplication, subtraction, and division) on numerical values of low precision but high dynamic range ("LPHDR arithmetic"). Such a processor or other device may, for example, be implemented on a single chip. Whether or not implemented on a single chip, the number of LPHDR arithmetic elements in the processor or other device in certain embodiments of the present invention significantly exceeds (e.g., by at least 20 more than three times) the number of arithmetic elements, if any, in the processor or other device which are designed to perform high dynamic range arithmetic of traditional precision (such as 32 bit or 64 bit floating point arithmetic).

42 Claims, 11 Drawing Sheets



US010416961B2

(12) United States Patent Bates

(45) Date of Patent:

*Sep. 17, 2019

US 10,416,961 B2

(54) PROCESSING WITH COMPACT ARITHMETIC PROCESSING ELEMENT

(71) Applicant: Singular Computing LLC, Newton, MA (US)

(72) Inventor: Joseph Bates, Newton, MA (US)

(73) Assignee: Singular Computing LLC, Newton, MA (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: 16/175,131

(22) Filed: Oct. 30, 2018

(65) Prior Publication Data

US 2019/0065147 A1 Feb. 28, 2019

Related U.S. Application Data

- (63) Continuation of application No. 15/784,359, filed on Oct. 16, 2017, now Pat. No. 10,120,648, which is a continuation of application No. 14/976,852, filed on Dec. 21, 2015, now Pat. No. 9,792,088, which is a continuation of application No. 13/849,606, filed on Mar. 25, 2013, now Pat. No. 9,218,156, which is a continuation of application No. 13/399,884, filed on Feb. 17, 2012, now Pat. No. 8,407,273, which is a continuation of application No. 12/816,201, filed on Jun. 15, 2010, now Pat. No. 8,150,902.
- (60) Provisional application No. 61/218,691, filed on Jun. 19, 2009.
- (51) **Int. Cl.** *G06F 7/483* (2006.01) *G06F 7/523* (2006.01)

H03K 19/177 G06F 7/38

(10) Patent No.:

(2006.01) (2006.01)

(58) Field of Classification Search None See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

7,518,615 B1 4/2009 Airey 2006/0111840 A1 5/2006 Van Diggelen

FOREIGN PATENT DOCUMENTS

CN 105760135 B 5/2016 EP 3410291 A 12/2018

OTHER PUBLICATIONS

Examination Report dated Nov. 26, 2018, in Indian patent application No. 98/MUMNP/2012, 7 pages.

Extended European Search Report dated Nov. 8, 2018 in European patent application No. 18177602.2, 9 pages.

(Continued)

Primary Examiner — Michael D. Yaary (74) Attorney, Agent, or Firm — Blueshift IP, LLC; Robert Plotkin

(57) ABSTRACT

Low precision computers can be efficient at finding possible answers to search problems. However, sometimes the task demands finding better answers than a single low precision search. A computer system augments low precision computing with a small amount of high precision computing, to improve search quality with little additional computing.

27 Claims, 11 Drawing Sheets

